

IEEE Asian Solid-State Circuits Conference 2011  
**IEEE A-SSCC 2011**  
*Ramada Plaza Hotel, Jeju, Korea /November 14-16, 2011*

**Room A (Ramada Ballroom 1)**

<b>Session Title</b>	<b>[Industry 1] System-on-Chip Innovations</b>
<b>Session Chairs</b>	Stefan Rusu (Intel Corporation, United States) Koji Kai (Panasonic Corp., Japan)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	10:50~12:20

- Industry 1-1    10:50 - 11:20    An 18ms-Latency Wireless High Quality Codec SoC for Full HD Streaming**  
Pilsoon Choi, Yongseok Yi, Kilsik Ha, Yun-Gu Lee, Chil-Youl Yang, Seyoung Shin, Byung-Ho Ahn, Sung-Chul Park, Hyun-Tae Gil, Scott Lee, Joongsuk Park, and Jaemoon Jo
- Industry 1-2    11:20 - 11:50    The Second Generation Intel® Core™: a Highly Integrated High Performance Multi IA-Core and Processor Graphics Chip**  
Marcelo Yuffe, Omer Vikinski, Ziv Shmueli, Ernest Knoll, and Tsvika Kurts
- Industry 1-3    11:50 - 12:20    A Dynamic SIMD/MIMD Mode Switching Processor for Embedded Real-time Image Recognition Systems**  
shohei nomoto, shorin kyo, and shinichiro okazaki

**Room B (Ramada Ballroom 2)**

<b>Session Title</b>	<b>[Industry 2] Power and Signaling Building Blocks</b>
<b>Session Chairs</b>	Ron Ho (Oracle, Taiwan) Toru Shimizu (Renesas Electronics Corp., Japan)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	10:50~12:20

- Industry 2-1    10:50 - 11:20    0.8-V Start-up 92% Efficiency On-Chip Boost DC-DC Converters for Battery Operation Micro-Computers**  
Yasunobu Nakase, Shinichi Hirose, Toru Goda, Kehui Hu, Hiroshi Onoda, Yasuhiro Ido, Hiroyuki Kono, Wei Kong, Wei Zhang, Tsukasa Oishi, Shintaro Mori, and Toru Shimizu
- Industry 2-2    11:20 - 11:50    On Overcoming the Limitations of Single-Ended Signaling for Graphics Memory Interfaces**  
Amir Amirkhany, Wendem Beyene, Chris Madden, Aliazam Abbasfar, Dave Secker, Dan Oh, Mohammad Hekmat, Ralf Schmitt, and Chuck Yuan
- Industry 2-3    11:50 - 12:20    Digitally-assisted analog circuits for a 10 Gbps, 395 fJ/b optical receiver in 40 nm CMOS**  
Philip Amberg, Frankie Liu, Michael Dayringer, Jon Lexau, Dinesh Patil, Jon Gainsley, Hesam Fathi Moghadam, Elad Alon, Xuezhe Zheng, John Cunningham, Ashok Krishnamoorthy, and Ron Ho

**Room A (Ramada Ballroom 1)**

<b>Session Title</b>	<b>[Session 1] Power Management</b>
<b>Session Chairs</b>	Yasuhiro Sugimoto (Chuo University, Japan) Jeongjin Roh (Hanyang University, Korea)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	13:30~15:35

- |            |                      |  |
|------------|----------------------|--|
| <b>1-1</b> | <b>13:30 - 13:55</b> | <b>A 80-mV Input, 56 Times Faster Startup Dual-Mode Boost Converter with Charge-Pumped Pluse Generator for Energy Harvesting</b><br>Po-Hung Chen, Koichi Ishida, Xin Zhang, Yasuyuki Okuma, Yoshikatsu Ryu, Makoto Takamiya, and Takayasu Sakurai        |
| <b>1-2</b> | <b>13:55 - 14:20</b> | <b>A 1.39-V Input Fast-Transient-Response Digital LDO Composed of Low-Voltage MOS Transistors in 40-nm CMOS Process</b><br>Masafumi Onouchi, Kazuo Otsuga, Yasuto Igarashi, Toyohito Ikeya, Sadayuki Morita, Koichiro Ishibashi, and Kazumasa Yanagisawa |
| <b>1-3</b> | <b>14:20 - 14:45</b> | <b>A High Stability DC-DC Boost Converter with Ripple Current Control and Capacitor-Free LDOs for AMOLED Display</b><br>Se-Won Wang, Young-Jin Woo, Sung-Ho Bae, Tae-Hwang Kong, Gyu-ha Cho, and Gyu-Hyeong Cho  |
| <b>1-4</b> | <b>14:45 - 15:10</b> | <b>An Asynchronous Digitally-Controlled Switching Converter with Adaptive Resolution and Dynamic Power Saving to Achieve Higher Than 93.5% Efficiency between 5mA and 250mA Load</b><br>Po-Hsiang Lan, Tsung-Ju Yang, and Po-Chiun Huang                 |
| <b>1-5</b> | <b>15:10 - 15:22</b> | <b>A MOS Current-Mode Boost DC-DC Converter with the Duty-Ratio-Independent Frequency Characteristics</b><br>Yuya Hirano and Yasuhiro Sugimoto   |
| <b>1-6</b> | <b>15:22 - 15:34</b> | <b>A Fast-Transient Quasi-V2 Switching Buck Regulator Using</b>  |

IEEE Asian Solid-State Circuits Conference 2011

**IEEE A-SSCC 2011**

*Ramada Plaza Hotel, Jeju, Korea /November 14-16, 2011*

**AOT Control**

Huang Chun-Sheng, Wang Jia-Hui, Wang Chen-Yu, and Tsai  
Chien-Hung

**Room B (Ramada Ballroom 2)**

<b>Session Title</b>	<b>[Session 2] SAR and Binary-Search ADCs</b>
<b>Session Chairs</b>	Soon-Jyh Chang (National Cheng-Kung University, Taiwan) Yuichi Okuda (Renesas Electronics Corp., Japan)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	13:30~15:35

- |     |               |  |
|-----|---------------|--|
| 2-1 | 13:30 - 13:55 | <b>A 7-Bit 1.5-GS/s Time-Interleaved SAR ADC with Dynamic Track-and-Hold Amplifier</b><br>Masanori Furuta, Ippei Akita, Junya Matsuno, and Tetsuro Itakura   |
| 2-2 | 13:55 - 14:20 | <b>A 35f J /conv-step 10b 160 MS/s Pipelined-SAR ADC with Self-Embedded Offset Cancellation</b><br>Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Martins, and Franco Maloberti                         |
| 2-3 | 14:20 - 14:45 | <b>A 10b Ternary SAR ADC with Decision Time Quantization Based Redundancy</b><br>Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, and Un-Ku Moon  |
| 2-4 | 14:45 - 15:10 | <b>A 0.9-V 11-bit 25-MS/s Binary-Search SAR ADC in 90-nm CMOS</b><br>Ying-Zu Lin, Soon-Jyh Chang, Ya-Ting Shyu, Guan-Ying Huang, and Chun-Cheng Liu  |
| 2-5 | 15:10 - 15:22 | <b>A 4.8-bit ENOB 5-bit 500MS/s Binary-Search ADC with Minimized Number of Comparators</b><br>Si-Seng Wong, U-Fat Chio, He-Gong Wei, Chi-Hang Chan, Hou-Lon Choi, Sai-Weng Sin, Seng-Pan U, and Rui P. Martins |
| 2-6 | 15:22 - 15:34 | <b>Digital-Domain Calibration of Split-Capacitor DAC with no Extra Calibration DAC for a Differential-Type SAR ADC</b><br>Ji-Yong Um, Jae-Hwan Kim, Jae-Yoon Sim, and Hong-June Park                           |

**Room C (Ramada Ballroom 3)**

<b>Session Title</b>	<b>[Session 3] Dividers, VCO &amp; PLL</b>
<b>Session Chairs</b>	Chun Huat Heng (National University of Singapore, Singapore) Julien Ryckaert (IMEC / SSET, Belgium)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	13:30~15:35

- |            |                      |  |
|------------|----------------------|--|
| <b>3-1</b> | <b>13:30 - 13:55</b> | <b>A Low Power W-Band PLL with 17-mW in 65-nm CMOS Technology</b><br>Tao-Yao Chang, Chao-Shiun Wang, and Chorng-Kuang Wang   |
| <b>3-2</b> | <b>13:55 - 14:20</b> | <b>A 20GHz ILFD with Locking Range of 31% for Divide-by-4 and 15% for Divide-by-8 Using Progressive Mixing</b><br>Ahmed Musa, Kenichi Okada, and Akira Matsuzawa       |
| <b>3-3</b> | <b>14:20 - 14:45</b> | <b>An 85-GHz Injection-Locked Frequency Divider with Current-Reuse Pre-Amplifier Technique</b><br>Shu-Wei Chu and Chorng-Kuang Wang                                    |
| <b>3-4</b> | <b>14:45 - 15:10</b> | <b>3.6mW D-band Divide-by-3 Injection-Locked Frequency Dividers in 65nm CMOS</b><br>I-Ting Lee, Chiao-Hsing Wang, and Shen-Iuan Liu                                    |
| <b>3-5</b> | <b>15:10 - 15:22</b> | <b>A 0.13-<math>\mu</math>m SiGe HBT D-Band Divide-by-6 Injection-Locked Frequency Divider</b><br>Lei Wang, Yongzhong Xiong, Sanming Hu, and Teckguan Lim              |
| <b>3-6</b> | <b>15:22 - 15:34</b> | <b>A 1.22/6.7 ppm/ oC VCO with Frequency-Drifting Compensator in 60 nm CMOS</b><br>Lan-Chou Cho, Hsiang-Hui Chang, Augusto Marques, Albert Yang, CS Chiu, and GK Dehng |

**Room D (Ramada Ballroom 4)**

<b>Session Title</b>	<b>[Session 4] Ambient Sensing &amp; Security</b>
<b>Session Chairs</b>	Shawn Shuo-Hung Hsu (National Tsinghua University, Taiwan) Ilku Nam (Pusan National University, Korea)
<b>Date</b>	November 15, 2011 (Tuesday)
<b>Time</b>	13:30~15:35

- |     |               |  |
|-----|---------------|--|
| 4-1 | 13:30 - 13:55 | <b>A 1.8V 11<math>\mu</math>W CMOS Smart Humidity Sensor for RFID Sensing Applications</b><br>Zhichao Tan, Roel Daamen, Aurélie Humbert, Kamran Souri, Youngcheol Chae, Yuri Ponomarev, and Michiel Pertijs  |
| 4-2 | 13:55 - 14:20 | <b>A 0.6V to 1.6V, 46<math>\mu</math>W Voltage and Temperature Independent 48 MHz Pulsed LC Oscillator for RFID Tags</b><br>Valentijn De Smedt, Georges Gielen, and Wim Dehaene  |
| 4-3 | 14:20 - 14:45 | <b>A 190mV supply, 10MHz, 90nm CMOS, Pipelined Sub-Threshold Adder using Variation-Resilient Circuit Techniques</b><br>Nele Reynders and Wim Dehaene   |
| 4-4 | 14:45 - 15:10 | <b>Design and Demonstration of Micro-Electro-Mechanical Relay Multipliers</b><br>Hossein Fariborzi, Fred Chen, Rhesa Nathanael, Jaeseok Jeon, Tsu-Jae King Liu, and Vladimir Stojanovic  |
| 4-5 | 15:10 - 15:35 | <b>Piezoresistive 6-MNA Coated Microcantilevers with Signal Conditioning Circuits for Electronic Nose</b><br>Neena Gilda, Sheetal Patil, Seena V, Sanjay Joshi, Viral Thaker, Sanket Thakur, Anvesha A, M.Shojaei Baghini, D.K. Sharma, and V.Ramgopal Rao |

**Room A (Ramada Ballroom 1)**

<b>Session Title</b>	<b>[Session 5] Phase locked circuits &amp; I/O links</b>
<b>Session Chairs</b>	Jri Lee (National Taiwan University, Taiwan) Hiroyuki Okada (Renesas Electronics Corporation, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	10:25~12:30

- |            |                      |   |
|------------|----------------------|---|
| <b>5-1</b> | <b>10:25 - 10:50</b> | <b>Extending HyperTransport™ Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors</b><br>Bruce A. Doyle, Alvin S. Loke, Sanjeev K. Maheshwari, Charles L. Wang, Dennis M. Fischette, Jeffrey G. Cooper, Sanjeev K. Aggarwal, TinTin Wee, Chad O. Lackey, Harishkumar S. Kedarnath, Michael M. Oshima, Gerry R. Talbot, and Emerson S. Fang |
| <b>5-2</b> | <b>10:50 - 11:15</b> | <b>A Leakage-Current-Recycling Phase-Locked Loop in 65nm CMOS Technology</b><br>I-Ting Lee, Yun-Ta Tsai, and Shen-Iuan Liu  |
| <b>5-3</b> | <b>11:15 - 11:27</b> | <b>A 2.1-GHz PLL with -80dBc/-74dBc Reference Spur Based on Aperture-Phase Detector and Phase-to-Analog Converter</b><br>Deyun Cai, Haipeng Fu, Junyan Ren, Wei Li, Ning Li, and Hao Yu   |
| <b>5-4</b> | <b>11:27 - 11:39</b> | <b>A 0.6V Noise Rejectable All-Digital CDR with Free Running TDC for a Pulse-Based Inductive-Coupling Interface</b><br>Won-Joo Yun, Hiroki Ishikuro, and Tadahiro Kuroda  |
| <b>5-5</b> | <b>11:39 - 12:04</b> | <b>Injection-Locked Clock Receiver for Monolithic Optical Link in 45nm SOI</b><br>Jonathan Leu and Vladimir Stojanovic  |
| <b>5-6</b> | <b>12:04 - 12:29</b> | <b>A 900 Mbps Single-Channel Capacitive I/O Link for Wireless Wafer-Level Testing of Integrated Circuits</b><br>Dae Young Lee, David Wentzloff, and John Hayes  |



**Room B (Ramada Ballroom 2)**

<b>Session Title</b>	<b>[Session 6] Memory</b>
<b>Session Chairs</b>	Sungdae Choi (Hynix Semiconductor Inc., Korea) Atsushi Kawasumi (Toshiba Corporation, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	10:25~12:30

- |            |                      |  |
|------------|----------------------|--|
| <b>6-1</b> | <b>10:25 - 10:50</b> | <b>A Low-Power Small-Area Open Loop Digital DLL for 2.2Gb/s/pin 2Gb DDR3 SDRAM</b><br>Jong-Chern Lee, Sin-Hyun Jin, Dae-Suk Kim, Young-Jun Ku, Chul Kim, Byung-Kwon Park, Hong-Gyeom Kim, Seong-Jun Ahn, Jae-Jin Lee, and Sung-Joo Hong  |
| <b>6-2</b> | <b>10:50 - 11:15</b> | <b>A Trimless, 0.5V-1.0V Wide Voltage Operation, High Density SRAM Macro Utilizing Dynamic Cell Stability Monitor and Multiple Memory Cell Access</b><br>Keiichi Kushida, Osamu Hirabayashi, Fumihiko Tachibana, Hiroyuki Hara, Atsushi Kawasumi, Azuma Suzuki, Yasuhisa Takeyama, Yuki Fujimura, Yusuke Niki, Miyako Shizuno, Shinichi Sasaki, and Tomoaki Yabe |
| <b>6-3</b> | <b>11:15 - 11:40</b> | <b>Energy Efficiency Degradation Caused by Random Variation in Low-Voltage SRAM and 26% Improvement by Bitline Amplitude Limiting (BAL) Scheme</b><br>Atsushi Kawasumi, Toshikazu Suzuki, Shinichi Moriwaki, and Shinji Miyano   |
| <b>6-4</b> | <b>11:40 - 12:05</b> | <b>High-Voltage Wordline Generator for Low-Power Program Operation in NAND Flash Memories</b><br>Sam-Kyu Won, Yujong Noh, Hyunchul Cho, Jeil Ryu, Sungwook Choi, Sungdae Choi, Duckju Kim, Junseop Chung, Bongseok Han, and Eui-Young Chung  |
| <b>6-5</b> | <b>12:05 - 12:30</b> | <b>Low Power Cross Point Memory Architecture</b><br>Chang Siau, Bruce Bateman, and Christophe Chevallier   |

**Room C (Ramada Ballroom 3)**

<b>Session Title</b>	<b>[Session 7] Circuits for Bio Sciences</b>
<b>Session Chairs</b>	Seungjun Lee (Ewha Womans University, Korea) Yusuke Kanno (Hitachi, Ltd., Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	10:25~12:30

- |     |               |  |
|-----|---------------|--|
| 7-1 | 10:25 - 10:50 | <b>1W 3.3V-to-16.3V Boosting Wireless Power Transfer Circuits with Vector Summing Power Controller</b><br>Kazutoshi Tomita, Ryota Shinoda, Tadahiro Kuroda, and Hiroki Ishikuro  |
| 7-2 | 10:50 - 11:15 | <b>A Low Energy Crystal-Less Double-FSK Transceiver for Wireless Body-Area-Network</b><br>Joonsung Bae, Kiseok Song, Hyungwoo Lee, Hyunwoo Cho, and Hoi-Jun Yoo  |
| 7-3 | 11:15 - 11:40 | <b>An Omnidirectional Wireless Power Receiving IC with 93.6% Efficiency CMOS Rectifier and Skipping Booster for Implantable Bio-Microsystems</b><br>Tianjia Sun, Xiang Xie, Guolin Li, Yingke Gu, Xiaomeng Li, and Zhihua Wang |
| 7-4 | 11:40 - 12:05 | <b>A 0.67mW 14.55Mbps OFDM-Based Sensor Node Transmitter for Body Channel Communications</b><br>Tsan-Wen Chen, Ping-Yuan Tsai, Jui-Yuan Yu, and Chen-Yi Lee  |
| 7-5 | 12:05 - 12:17 | <b>A 0.8V 64x64 CMOS Imager with Integrated Sense-and-Stimulus Pixel for Artificial Retina Applications</b><br>Chih-Lin Lee and Chih-Cheng Hsieh   |
| 7-6 | 12:17 - 12:29 | <b>A Programmable Muscle Stimulator Based on Dual-Slope Charge Balance</b><br>Jason Tan, Xu Liu, Keng Hoong Wee, Shih-Cheng Yen, and Yong Ping Xu  |

**Room D (Ramada Ballroom 4)**

<b>Session Title</b>	<b>[Session 8] Circuit Techniques for Robustness and Performance Enhancement</b>
<b>Session Chairs</b>	Utpal Desai (Intel Technology India Pvt. Ltd, India) Makoto Ikeda (University of Tokyo, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	10:25~12:30

- |            |                      |   |
|------------|----------------------|---|
| <b>8-1</b> | <b>10:25 - 10:50</b> | <b>An On-Chip Timing Jitter Measurement Circuit Using a Self-Referenced Clock and a Cascaded Time Difference Amplifier with Duty-Cycle Compensation</b><br>Kiichi Niitsu, Masato Sakurai, Naohiro Harigai, Takahiro J. Yamaguchi, and Haruo Kobayashi |
| <b>8-2</b> | <b>10:50 - 11:15</b> | <b>Rotary Coding for Power Reduction and S/N Improvement in Inductive-Coupling Data Communication</b><br>Andrzej Radecki, Noriyuki Miura, Hiroki Ishikuro, and Tadahiro Kuroda  |
| <b>8-3</b> | <b>11:15 - 11:40</b> | <b>Correlations between Well Potential and SEUs Measured by Well-Potential Perturbation Detectors in 65nm</b><br>Jun Furuta, Ryosuke Yamamoto, Kazutoshi Kobayashi, and Hidetoshi Onodera   |
| <b>8-4</b> | <b>11:40 - 12:05</b> | <b>A 1pJ/cycle Processing Engine in LDPC Application with Charge Recovery Logic</b><br>Yimeng Zhang, Mengshu Huang, Nan Wang, Satoshi Goto, and Tsutomu Yoshihara   |
| <b>8-5</b> | <b>12:05 - 12:30</b> | <b>An Area Effective Forward/Reverse Body Bias Generator for Within-Die Variability Compensation</b><br>Norihiro Kamae, Akira Tsuchiya, and Hidetoshi Onodera   |

**Room A (Ramada Ballroom 1)**

<b>Session Title</b>	<b>[Session 9] Analog Techniques</b>
<b>Session Chairs</b>	Seung-Tak Ryu (KAIST, Korea) Tetsuya Hirose (Kobe University, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	13:30~15:35

- |            |                      |  |
|------------|----------------------|--|
| <b>9-1</b> | <b>13:30 - 13:55</b> | <b>A 106dB PSRR Direct Battery Connected Reconfigurable Class-AB/D Speaker Amplifier for Hands-free/Receiver 2-in-1 Loudspeaker</b><br>Kuo-Hsin Chen and Yen-Shun Shyu     |
| <b>9-2</b> | <b>13:55 - 14:20</b> | <b>A CMOS Broadband Precise Programmable Gain Amplifier with Bandwidth Extension Technique</b><br>Nan Lin, Fei Fang, Zhi-Liang Hong, and Hao Fang                          |
| <b>9-3</b> | <b>14:20 - 14:45</b> | <b>An Efficient and Stable Power Management Circuit with High Output Energy for Wireless Powering Capsule Endoscopy</b><br>Liang Feng, Yu Mao, and Yuhua Cheng             |
| <b>9-4</b> | <b>14:45 - 15:10</b> | <b>A Reconfigurable Low-Noise Dynamic Comparator with Offset Calibration in 90nm CMOS</b><br>Chi-Hang Chan, Zhu Yan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, and Rui Martins |
| <b>9-5</b> | <b>15:10 - 15:22</b> | <b>A 18.9-nA Standby Current Comparator with Adaptive Bias Current Generator</b><br>Kosuke Isono, Tetsuya Hirose, Keishi Tsubaki, Nobutaka Kuroki, and Masahiro Numa       |
| <b>9-6</b> | <b>15:22 - 15:34</b> | <b>A 21-bit Read-Out IC Employing Dynamic Element Matching with 0.037% Gain Error</b><br>Rong Wu, Johan Huijsing, and Kofi Makinwa   |

**Room B (Ramada Ballroom 2)**

<b>Session Title</b>	<b>[Session 10] Sigma Delta Converters</b>
<b>Session Chairs</b>	Yong Ping Xu (National University of Singapore, Singapore) Hung Sung Li (Mediatek Inc., Taiwan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	13:30~15:35

- |             |                      |  |
|-------------|----------------------|--|
| <b>10-1</b> | <b>13:30 - 13:55</b> | <b>A Continuous-Time <math>\Sigma\Delta</math> Modulator with a Gm-C Input Stage, 120-dB CMRR and -87 dB THD</b><br>Navid Sarhangnejad, Rong Wu, Youngcheol Chae, and Kofi Makinwa                                     |
| <b>10-2</b> | <b>13:55 - 14:20</b> | <b>A 40MHz 12bit 84.2dB-SFDR Continuous-Time Delta-Sigma Modulator in 90nm CMOS</b><br>Xinpeng Xing, Maarten De Bock, Pieter Rombouts, and Georges Gielen  |
| <b>10-3</b> | <b>14:20 - 14:45</b> | <b>A 0.06-mm<sup>2</sup> Double-Sampling Single-OTA 2nd-order <math>\Delta\Sigma</math> Modulator in 0.18-<math>\mu</math>m CMOS Technology</b><br>Kei-Tee Tiew and Minkyu Je  |
| <b>10-4</b> | <b>14:45 - 15:10</b> | <b>A 102dB Dynamic Range Audio Sigma-Delta Modulator in 40nm CMOS</b><br>Tien-Yu Lo  |
| <b>10-5</b> | <b>15:10 - 15:22</b> | <b>A 75.1dB SNDR, 80.2dB DR, 4th-order Feed-forward Continuous-Time Sigma-Delta Modulator with Hybrid Integrator for Silicon TV-tuner Application</b><br>Chen-Yen Ho, Zwei-Mei Lee, Mu-Chen Huang, and Sheng-Jui Huang |
| <b>10-6</b> | <b>15:22 - 15:34</b> | <b>A 4MHz BW 69dB SNDR Continuous-Time Delta-Sigma Modulator with Reduced Sensitivity to Clock Jitter</b><br>Yu-Chang Chang, Wei-Hao Chiu, Chen-Chien Lin, and Tsung-Hsien Lin   |

**Room C (Ramada Ballroom 3)**

<b>Session Title</b>	<b>[Session 11] RF Transmitter and Modulator</b>
<b>Session Chairs</b>	Tae Wook Kim (Yonsei University, Korea) Shuya Kishimoto (NEC Corporation, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	13:30~15:35

- |             |                      |   |
|-------------|----------------------|---|
| <b>11-1</b> | <b>13:30 - 13:55</b> | <b>A 434GHz SiGe BiCMOS Transmitter with an On-Chip SIW Slot Antenna</b><br>Sanming Hu, Lei Wang, Yong Zhong Xiong, Bo Zhang, and Teck Guan Lim   |
| <b>11-2</b> | <b>13:55 - 14:20</b> | <b>A 12-Element 60GHz CMOS Phased Array Transmitter on LTCC Package with Integrated Antennas</b><br>Ajay Balankutty, Stefano Pellerano, Telesphor Kamgaing, Kranti Tantwai, and Yorgos Palaskas |
| <b>11-3</b> | <b>14:20 - 14:45</b> | <b>A 2-GHz Digital I/Q Modulator in 65nm CMOS</b><br>Seyed Morteza Alavi, Akshay Visweswaran, Robert Bogdan Staszewski, Leo C.N de Vreede, John R Long, and Atef Akhnoukh                       |
| <b>11-4</b> | <b>14:45 - 15:10</b> | <b>A 15-mW 2.4-GHz IEEE 802.15.4 Transmitter with a FIR-Embedded Phase Modulator</b><br>Yao-Hong Liu, Hao-Hung Lo, and Tsung-Hsien Lin  |
| <b>11-5</b> | <b>15:10 - 15:22</b> | <b>An Impedance Modulated Class-E Polar Amplifier in 90 nm CMOS</b><br>Mark Ingels, Vincenzo Chironi, Bjorn Debaillie, Andrea Baschiroto, and Jan Craninckx                                     |
| <b>11-6</b> | <b>15:22 - 15:34</b> | <b>A 3.4-mW 54.24-Mbps Burst-Mode Injection-Locked CMOS FSK Transmitter</b><br>Zhiming Chen, Kuang-Wei Cheng, Yuanjin Zheng, and Minkyu Je  |

**Room D (Ramada Ballroom 4)**

<b>Session Title</b>	<b>[Session 12] Digital Communication Systems</b>
<b>Session Chairs</b>	Robert Chen-Hao Chang (National Chung Hsing University, Taiwan) Hsie-Chia Chang (National Chia Tung University, Taiwan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	13:30~15:35

- |             |                      |  |
|-------------|----------------------|--|
| <b>12-1</b> | <b>13:30 - 13:55</b> | <b>A 7Gb/s SC-FDE/OFDM Baseband MMSE Equalizer for 60GHz Wireless Communications</b><br>Frank Hsiao, Derek Yang, Mike Pham, Adrian Tang, and Mau-Chung Frank Chang   |
| <b>12-2</b> | <b>13:55 - 14:20</b> | <b>A 772 Mbit/s 8.81 bit/nJ 90 nm CMOS Soft-Input Soft-Output Sphere Decoder</b><br>Filippo Borlenghi, Ernst Martin Witte, Gerd Ascheid, Heinrich Meyr, and Andreas Burg   |
| <b>12-3</b> | <b>14:20 - 14:45</b> | <b>A Micropower Biomedical Signal Processor for Mobile Healthcare Applications</b><br>Shu-Yu Hsu, Yao-Lin Chen, Po-Yao Chang, Jui-Yuan Yu, Ten-Fang Yang, Ray-Jade Chen, and Chen-Yi Lee   |
| <b>12-4</b> | <b>14:45 - 14:57</b> | <b>A 22-Gb/s and over-33-mega-frame/s throughput bridge-function unit in a low-latency OLT LSI for the coexistence of 10G-EPON and GE-PON</b><br>Shoko Ohteru, Tomoaki Kawamura, Hiroki Suto, Masami Urano, Mamoru Nakanishi, and Tsugumichi Shibata |
| <b>12-5</b> | <b>14:57 - 15:09</b> | <b>A 684Mbps 57mW Joint QR Decomposition and MIMO Processor for 4×4 MIMO-OFDM Systems</b><br>Po-Lin Chiu, Lin-Zheng Huang, Li-Wei Chai, Chun-Fu Liao, and Yuan-Hao Huang   |
| <b>12-6</b> | <b>15:09 - 15:21</b> | <b>A 6.6pJ/bit/iter Radix-16 Modified Log-MAP Decoder using Two-Stage ACS Architecture</b><br>Kai-Ting Shr, Yu-Cheng Chang, Chu-Yi Lin, and Yuan-Hao Huang   |

12-7      15:21 - 15:33

**A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS**

Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Dajiang Zhou, and Satoshi Goto



**Room A (Ramada Ballroom 1)**

**Session Title** [Session 13] Timing and Mixed Signal Techniques

**Session Chairs** Seng-Pan U (University of Macau, Macao)  
In-Chul Hwang (Kangwon National University, Korea)

**Date** November 16, 2011 (Wednesday)

**Time** 15:55~18:00

- |             |                      |   |
|-------------|----------------------|---|
| <b>13-1</b> | <b>15:55 - 16:20</b> | <b>A low power Time-of-Arrival ranging front end based on a 8-channel 2.2mW, 53ps single-shot-precision Time-to-Digital Converter</b><br>Tom Redant, Frederic Stubbe, and Wim Dehaene   |
| <b>13-2</b> | <b>16:20 - 16:45</b> | <b>A high-Gain Wide-Input-Range Time Amplifier with an Open-Loop Architecture and a Gain Equal to Current Bias Ratio</b><br>Hye-Jung Kwon, Jae-Seung Lee, Jae-Yoon Sim, and Hong June Park                                    |
| <b>13-3</b> | <b>16:45 - 17:10</b> | <b>On-the-fly Dynamic Voltage Scaling (DVS) in 65nm Energy-Efficient Power Management with Frequency-Based Control (FBC) for SoC System</b><br>Yu-Huei Lee, Chao-Chang Chiu, Ke-Horng Chen, Ying-Hsi Lin, and Chen-Chih Huang |
| <b>13-4</b> | <b>17:10 - 17:35</b> | <b>A 0.2-0.6 V Ring Oscillator Design Using Bootstrap Technique</b><br>Yingchieh Ho, Yu-Sheng Yang, and Chauchin Su   |
| <b>13-5</b> | <b>17:35 - 17:47</b> | <b>A 0.8V, Sub-mW, Varactor-Tuning Ring-Oscillator-Based Clock Generator in 32nm CMOS</b><br>Jenlung Liu, Sehyung Jeon, Tae-Kwang Jang, Dohyung Kim, Jihyun Kim, Jaejin Park, and Hojin Park                                  |
| <b>13-6</b> | <b>17:47 - 17:59</b> | <b>Line Inversion-Based Mobile TFT-LCD Driver IC with Accurate Quadruple-Gamma-Curve Correction</b><br>Jae-Hyuck Woo, Jae-Goo Lee, In-Suk Kim, Young-Hyun Jun, Gyoo-Cheol Hwang, Myung-Hee Lee, and Bai-Sun Kong              |

**Room B (Ramada Ballroom 2)**

<b>Session Title</b>	<b>[Session 14] Nyquist Rate ADCs and Time-to-Digital Converters</b>
<b>Session Chairs</b>	Yong Moon (Soongsil University, Korea) Kwang-hyun Baek (Chung-Ang University, Korea)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	15:55~18:00

- |             |                      |  |
|-------------|----------------------|--|
| <b>14-1</b> | <b>15:55 - 16:20</b> | <b>A 30% Beyond VDD Signal Swing 9-ENOB Pipelined ADC using a 1.2V 30dB Loop-Gain Opamp</b><br>B Robert Gregoire, Tawfiq Musah, Nima Maghari, Skyler Weaver, and Un-Ku Moon                  |
| <b>14-2</b> | <b>16:20 - 16:45</b> | <b>A 14-bit 200-MS/s Time-Interleaved ADC with Sample-Time Error Detection and Cancelation</b><br>Bei Yu, Chixiao Chen, Yu Zhu, Peng Zhang, Yiwen Zhang, Xiaoshi Zhu, Fan Ye, and Juyan Ren  |
| <b>14-3</b> | <b>16:45 - 17:10</b> | <b>A Time-Domain Architecture and Design Method of High Speed A-to-D Converters with Standard Cells</b><br>MASAO TAKAYAMA, SHIRO DOSHO, NORIAKI TAKEDA, MASAYA MIYAHARA, and AKIRA MATSUZAWA |
| <b>14-4</b> | <b>17:10 - 17:35</b> | <b>A 90nm CMOS, 5.6ps, 0.23pJ/code Time-to-Digital Converter with Multipath Oscillator and Seamless Cycle Detection</b><br>Lai Chang-Ming, Shen Meng-Hung, Pan Geng-Yi, and Hunag Po-Chiun   |
| <b>14-5</b> | <b>17:35 - 18:00</b> | <b>A 0.7mW 13b temperature-stable MASH <math>\Delta\Sigma</math> TDC with delay-line assisted calibration</b><br>Ying Cao, Paul Leroux, Wouter De Cock, and Michiel Steyaert                 |

**Room C (Ramada Ballroom 3)**

<b>Session Title</b>	<b>[Session 15] Techniques for transceiver integration</b>
<b>Session Chairs</b>	Baoyong Chi (Tsinghua University, China) Chien-Nan Kuo (National Chao Tung University, Taiwan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	15:55~18:00

- |             |                      |   |
|-------------|----------------------|---|
| <b>15-1</b> | <b>15:55 - 16:20</b> | <b>An Ultra-low-cost Bluetooth SOC in 0.11-um CMOS</b><br>Sam Chun-Geik Tan, Fei Song, Renliang Zheng, Jiqing Cui, guoqin Yao, litian Tang, yuejin Yang, dandan Guo, Alexander Tanzil, Junmin Cao, Ming Kong, Kiantiong Wong, Chee Lee Heng, Osama Shanaa, and GK Dehng   |
| <b>15-2</b> | <b>16:20 - 16:45</b> | <b>An Energy-Efficient Super-Regenerative ASK Receiver with a DS-Based Pulse-Width Demodulator</b><br>Po-Yun Hsiao and Tsung-Hsien Lin  |
| <b>15-3</b> | <b>16:45 - 17:10</b> | <b>A 60 GHz 16 Gb/s 16QAM Low-Power Direct-Conversion Transceiver Using Capacitive Cross-Coupling Neutralization in 65 nm CMOS</b><br>Hiroki Asada, Keigo Bunsen, Kota Matsushita, Rui Murakami, Qinghong Bu, Ahmed Musa, Takahiro Sato, Tatsuya Yamaguchi, Ryo Minami, Toshihiko Ito, Kenichi Okada, and Akira Matsuzawa |
| <b>15-4</b> | <b>17:10 - 17:35</b> | <b>A Low-Power Digital Front-end Direct-sampling Receiver for Flexible Radios</b><br>Rashmi Nanda, Henry Chen, and Dejan Markovic   |
| <b>15-5</b> | <b>17:35 - 17:47</b> | <b>A High-Band IR-UWB Chipset for Real-Time Duty-Cycled Communication and Localization Systems</b><br>Xiaoyan Wang, Kathleen Philips, Cui Zhou, Benjamin Busze, Pieter Harpe, Hans Pflug, Alex Young, Jac Romme, Stefano D'Amico, Marcello De Matteis, Andrea Baschirotto, and Harmke De Groot                            |
| <b>15-6</b> | <b>17:47 - 17:59</b> | <b>An Active Guarding Technique for Substrate Noise</b>   |

**suppression on LC-tank Oscillators**

Hao-Ming Chao, Kuei-Ann Wen, and Michiel Steyaert

**Room D (Ramada Ballroom 4)**

<b>Session Title</b>	<b>[Session 16] Lowpower Circuits and Multimedia</b>
<b>Session Chairs</b>	Se-Joong Lee (Texas Instruments, U.S.A.) Sugako Otani (Renesas Electronics Corporation, Japan)
<b>Date</b>	November 16, 2011 (Wednesday)
<b>Time</b>	15:55~18:00

- |             |                      |  |
|-------------|----------------------|--|
| <b>16-1</b> | <b>15:55 - 16:20</b> | <b>An Asynchronous Mixed-mode Neuro-Fuzzy Controller for Energy Efficient Machine Intelligence SoC</b><br>Jinwook Oh, Gyeonghoon Kim, and Hoi-Jun Yoo  |
| <b>16-2</b> | <b>16:20 - 16:45</b> | <b>System Performance and Energy Consumption Improvement Methodology by Delay Adjustable Synchronizer</b><br>Masanori Kurimoto, Yasuhiko Takahashi, Yuji Fujiwara, Mamoru Sakugawa, Soichi Kobayashi, and Hiroyuki Kondo |
| <b>16-3</b> | <b>16:45 - 17:10</b> | <b>A 92mW Real-Time Traffic Sign Recognition System with Robust Light and Dark Adaptation</b><br>Junyoung Park, Joonsoo Kwon, Jinwook Oh, Seungjin Lee, and Hoi-Jun Yoo  |
| <b>16-4</b> | <b>17:10 - 17:35</b> | <b>Quad Full-HD Transform Engine for Dual-Standard Low-Power Video Coding</b><br>Rahul Rithe, Chih-Chi Cheng, and Anantha Chandrakasan   |
| <b>16-5</b> | <b>17:35 - 18:00</b> | <b>A 172.6mW 43.8GFLOPS Energy-Efficient Scalable Eight-core 3D Graphics Processor for Mobile Multimedia Applications</b><br>Chia-Ming Chang, Yu-Jung Chen, Yen-Chang Lu, Chun-Yi Lin, Liang-Gee Chen, and Shao-Yi Chien |